

Serial No. 10/725,513  
Art Unit 2618

REMARKS

Claim 17 has been added. Claim 17 corresponds to previously cancelled claim 11, and no new subject matter has been added.

The Examiner has rejected claims 3, 5, and 6 under 35 U.S.C. 103(a) as being unpatentable over U.S. 6,232,848 issued to Manku in view of U.S. 6,813,485 issued to Sorrels and U.S. 6,522,195 issued to Watanabe.

The present invention consists of two single-transistor transconductors with a floating voltage source used to shift the relative biasing of the two single-transistor transconductors in order to implement a new, high linearity transconductance amplifier.

Manku teaches a low-voltage technique to implement RF circuits based on capacitive coupling and resonant circuits. Manku does not in any way teach improvement of linearity as described and claimed in the present application.

Sorrels teaches a transmission-gate (complementary FET switch), and discusses the linearity of Rds (switch on-resistance) versus voltage across the switch, and does not address the improvement of linearity of the type addressed by the present invention.

Watanabe teaches a low noise amplifier, but does not address linearity of the transconductance amplifier.

Attached to this response is a copy of a paper authored by the present inventors and published June 12, 2006. The paper may assist the Examiner in understanding the irrelevancy of Watanabe and Sorrels towards the present invention.

Claim 3 recites a high linearity mixer including a RF transconductance amplifier having a floating voltage source. The Examiner cites Figure 2 of Watanabe as teaching this element. However, the voltage Vcc referred to by the Examiner is not a floating voltage source, but rather is the power supply of the circuit as explained at lines 21 to 23 of column 2 of Watanabe.

Claim 3 also includes a capacitive feed-forward path within the RF transconductance amplifier. The Examiner cites the capacitor 38 and a feed forward path of Figure 2 of Watanabe as teaching this element. However, what is referred to by the Examiner as a feed forward path, element 22 in Figure 1, is a path to bypass the main

Serial No. 10/725,513  
Art Unit 2618

circuit. The role of the capacitor 38 is to keep the transistors 24 and 26 of Figure 1 within their linear region of operation, as explained at lines 23 to 26 of column 2. What the Examiner refers to as the capacitive feed-forward path is the combination of block 22 in Figure 1 and the capacitor 38, which is simply a bypass circuit for the main circuit.

Claim 3 also includes the limitation that the transconductance amplifier has a constant transconductance over a wide range of input differential voltages, resulting in high linearity in terms of both IIP2 and IIP3. The Examiner cites Section 6.7.4 (column 86) of Sorrels as teaching this limitation. However, as explained above, the linearity discussed by Sorrels is the linearity of Rds (switch on-resistance) versus voltage across the switch. This is not the same as providing a constant transductance in an RF transconductance amplifier over a wide range of input differential voltages.

Manku, Sorrels, and Watanabe, do not teach each and every element of claim 3, either individually or in combination. The Applicant therefore respectfully submits that a *prima facie* case of obviousness has not been established against claim 3.

Claim 5 includes all the limitations of claim 3, and further includes that the floating voltage source in the RF transconductance amplifier allows the low voltage operation of the RF transconductance amplifier. The Examiner cites Watanabe as teaching this element, but does not provide any details of where this element is taught by Watanabe. As explained above with reference to claim 3, the voltage Vcc of Watanabe is actually the power supply of Watanabe's circuit, and is not a floating voltage source within a transconductance amplifier. Manku, Sorrels, and Watanabe, do not teach each and every element of claim 5, either individually or in combination, including the limitations of claim 3 on which claim 5 is dependent. The Applicant therefore respectfully submits that a *prima facie* case of obviousness has not been established against claim 5.

Claim 6 includes all the limitations of claim 3, and further includes that the RF transconductance amplifier is self-biased and does not require any additional biasing circuitry. The Examiner cites Manku as teaching this element, but does not provide any details of where this element is taught by Manku. Manku invention discloses a low voltage technique for RF circuits based on using capacitive coupling and resonant

Serial No. 10/725,513  
Art Unit 2618

circuits, but makes no mention of any transconductor being self-biased. Manku, Sorrels, and Watanabe, do not teach each and every element of claim 6, either individually or in combination, including the limitations of claim 3 on which claim 6 is dependent. The Applicant therefore respectfully submits that a *prima facie* case of obviousness has not been established against claim 6.

The Examiner has rejected claim 4 under 35 U.S.C. 103(a) as being unpatentable over Manku in view of Sorrels and Watanabe and U.S. 5,529,046 issued to Werner. Claim 4 includes all the limitations of claim 3, and further includes the limitation wherein a body-effect of the p-channel single transistor transconductor and of the n-channel single transistor transconductor is eliminated to improve the linearity by obviating the threshold-voltage-modulation assisted nonlinearity. The Examiner cites Werner as teaching this element. While Werner does teach the body-effect elimination to improve linearity, Werner discusses high-voltage power MOS devices capable of 1200V. These devices are completely different in behaviour and structure from 0.18 $\mu$ m CMOS technology. What is true for high voltage MOS devices is not necessarily true for low-voltage devices. The Applicant respectfully submits that Werner cannot be taken to teach the limitation of claim 4 as the type of device about which Werner teaches is completely different from the type of devices recited by claim 4. Furthermore, as discussed above with reference to claim 3, none of Manku, Sorrels, Watanabe teach the remaining elements of claim 3, nor has the Examiner shown where these remaining elements are taught by Werner. For these reasons, the Applicant respectfully submits that a *prima facie* case of obviousness has not been established against claim 4.

The Examiner has rejected claim 7 under 35 U.S.C. 103(a) as being unpatentable over Manku in view of Sorrels and Watanabe and U.S. 5,721,500 issued to Karanicolas. Claim 7 is dependent on claim 3 and includes all of the limitations of claim 3. As discussed above, none of Manku, Sorrels, and Watanabe, either independently or in combination, teach each and every element of claim 3 and hence of claim 7. The Examiner has also not shown where Karanicolas teaches the elements of claim 3. The Applicant therefore respectfully submits that a *prima facie* case of obviousness has not been established against claim 7.

Serial No. 10/725,513  
Art Unit 2618

The Examiner has rejected claim 8 under 35 U.S.C. 102(e) as being anticipated by Manku. Claim 8 is directed to a high linearity, low power, low voltage active mixer wherein ac-coupling between an RF transconductance amplifier and a mixing stage blocks flicker noise associated with the RF transconductance amplifier. The Examiner has not indicated where this feature is taught by Manku. Manku is cited as a reference in the Background of the present application. While Manku discusses the use of capacitive coupling in order to achieve low-voltage operation, Manku does not discuss, directly or indirectly, the use of capacitive coupling to filter out flicker noise in mixers. Since Manku does not clearly teach each and every element of claim 8, the Applicant respectfully submits that claim 8 is not anticipated by Manku.

The Examiner has rejected claim 12 under 35 U.S.C. 103(a) as being unpatentable over Watanabe in view of Manku. Claim 12 recites an RF transconductance amplifier which includes a p-channel single transistor transconductor. The Examiner has cited element 66 of Wanatabe as teaching this element. However, transistor 66 of Watanabe is not a p-channel single transistor transconductor, but rather is a switch controlled by digital signal denoted as "bypass" in Figure 2. Transistor 66 is not a transconductor.

Claim 12 also includes a capacitive feed-forward path within the RF transconductor amplifier. The Examiner has cited element 38 of Watanabe as teaching this element. However, capacitor 38 has nothing to do with the feed-forward capacitor as recited in claim 12. The capacitor 38 is used to keep transistors 24 and 26 within their linear mode of operation. The capacitor 38 and the circuit denoted as block 22 in Watanabe serve merely to bypass the main circuit.

Claim 12 also includes a floating voltage source. The Examiner has cited element Vcc of Watanabe as teaching this element. However, as explained at lines 21 to 23 of column 2 of Watanabe, element Vcc is not a floating voltage source but rather is the power supply of the circuit.

Since Watanabe and Manku do not teach each and every element of claim 12, either independently or in combination, the Applicant respectfully submits that a *prima facie* case of obviousness has not been established against claim 12.

Serial No. 10/725,513  
Art Unit 2618

The Examiner has rejected claims 13-15 under 35 U.S.C. 103(a) as being unpatentable over Watanabe in view of Manku and Werner.

Claim 13 includes all the limitations of claim 12, and further includes the limitation wherein a body-effect of the p-channel single transistor transconductor and of the n-channel single transistor transconductor is eliminated to improve the linearity by obviating the threshold-voltage-modulation assisted nonlinearity. The Examiner cites Werner as teaching this element. While Werner does teach the body-effect elimination to improve linearity, Werner discusses high-voltage power MOS devices capable of 1200V. These devices are completely different in behaviour and structure from 0.18 $\mu$ m CMOS technology. What is true for high voltage MOS devices is not necessarily true for low-voltage devices. The Applicant respectfully submits that Werner cannot be taken to teach the limitation of claim 13 as the type of device about which Werner teaches is completely different from the type of devices recited by claim 13. Furthermore, as discussed above with reference to claim 12, none of Manku, Sorrels, Watanabe teach the remaining elements of claim 12, nor has the Examiner shown where these remaining elements are taught by Werner. For these reasons, the Applicant respectfully submits that a *prima facie* case of obviousness has not been established against claim 13.

Claim 14 includes all the limitations of claim 12, and further includes that the RF transconductance amplifier is self-biased and does not require any additional biasing circuitry. The Examiner cites Manku as teaching this element, but does not provide any details of where this element is taught by Manku. Manku invention discloses a low voltage technique for RF circuits based on using capacitive coupling and resonant circuits, but makes no mention of any transconductor being self-biased. Manku, Sorrels, and Watanabe, do not teach each and every element of claim 14, either individually or in combination, including the limitations of claim 12 on which claim 14 is dependent. The Applicant therefore respectfully submits that a *prima facie* case of obviousness has not been established against claim 14.

Claim 15 is dependent on claim 12 and includes the same limitations discussed above which are not taught by Watanabe, Manku, and Werner, either independently or in combination. Since it has not been shown where each and every element of claim 15 is taught by the cited references, the Applicant respectfully submits that a *prima facie* case of obviousness has not been established against claim 15.

Serial No. 10/725,513  
Art Unit 2618

In addition, claim 17 has been added. Claim 17 corresponds to previously cancelled claim 11, although the claim has been rewritten in independent form so as to include all the limitations of previous claim 1. The Examiner had previously rejected the claim as being obvious in view of Manku and Sorrels.

Claim 17 includes the limitation that the transconductance amplifier has a constant transconductance over a wide range of input differential voltages. In rejecting previous claim 1, the Examiner cited Manku as teaching this limitation without providing any details as to where this element was taught. As discussed above, Manku is concerned with providing a low voltage technique to implement RF circuits based on capacitive coupling and resonant circuits. Manku does not in any way teach improvement of linearity as described and claimed in the present application.

Claim 17 also includes the limitation that excellent linearity (IIP2, IIP3) results, rendering the mixer suitable for a direct conversion receiver. In rejecting previous claim 11, the Examiner cited Section 6.7.4 (column 86) of Sorrels as teaching this limitation. However, as explained above, the linearity discussed by Sorrels is the linearity of Rds (switch on-resistance) versus voltage across the switch. This is not the same as providing a constant transductance in an RF transconductance amplifier over a wide range of input differential voltages.

For these reasons, the Applicant respectfully submits that a *prima facie* case of obviousness cannot be established against new claim 17 in view of Manku and Sorrels.

In view of the foregoing, it is believed that the claims as amended herein are in condition for allowance. Reconsideration and action to this end is respectfully requested.

Respectfully submitted,

  
\_\_\_\_\_  
S. Mark Budd  
Registration No. 53,880  
Agent of Record

MARKS & CLERK  
P.O. Box 957, Station B  
Ottawa, ON K1P 5S7 (613)236-9561

## 8 GHz 1V, CMOS quadrature downconverter for wireless applications

Farsheed Mahmoudi · C. Andre T. Salama

Received: 3 May 2005 / Revised: 31 January 2006 / Accepted: 6 February 2006 / Published online: 12 June 2006  
 © Springer Science + Business Media, LLC 2006

**Abstract** The design and implementation of an 8 GHz CMOS quadrature downconverter, achieving simultaneously low voltage supply operation and good linearity is presented in this paper. This is achieved by relaxing the inherent trade-off between power conversion gain and linearity governing all active mixers and implementing a mixer using a new version of the bias-offset technique. The quadrature generator uses active inductors embodied in the LO buffer, and provides easy tuning by relaxing the coupling between amplitude and phase tuning of the outputs. It also provides reduced power consumption by eliminating the buffers located between the quadrature generator and the mixers. A prototype implemented in a 0.18  $\mu$ m CMOS technology occupies an area of  $0.44 \times 0.3 \text{ mm}^2$ , operates from a 1V power supply and features an IIP3 of +3.5 dBm, an IIP2 of better than +48 dBm, an input compression point of -5.5 dBm, a power conversion gain of +6.5 dB for the mixers and a quadrature phase and amplitude matching of better than 1.5° and 1 dB respectively over a bandwidth of 100 MHz after tuning. The overall power consumption of the quadrature downconverter is 25.8 mW.

**Keywords** CMOS quadrature downconverter · Active inductor · Bias-offset technique · Linearity · Low voltage

### 1. Introduction

The downlink of cellular phones in the next generation of mobile communication systems is expected to use orthogonal

frequency division multiplexing (OFDM) as the multiple access scheme and quadrature phase-shift keying (QPSK) data modulation, operating at a data rate of 100 Mbps [1, 2]. This high data rate translates into high channel bandwidth which in turn requires good RF receiver front-end linearity to accommodate the dynamic range necessary to maintain the Bit-Error-Rate (BER) of the received signal. Future generations of wireless systems are expected to be implemented using direct conversion receivers (DCR) due to their suitability for monolithic implementation and relative ease of design for OFDM multiple access systems [3–5]. The later feature is due to the fact that by leaving the OFDM subcarriers located at DC and near DC empty<sup>1</sup> [6], ac-coupling can be used at the output of the mixer to eliminate the DC-offset and most of the flicker noise power without affecting the BER of the received signal. In a DCR, designed for future mobile phones, the quadrature downconverter must provide good linearity and low-voltage capability while maintaining small form factor and design simplicity [7, 8].

This paper presents the design and implementation of a quadrature downconverter providing good linearity at a supply voltage of 1V. It is implemented in a 0.18  $\mu$ m CMOS technology and operates at 8 GHz.


### 2. Quadrature downconverter

The schematic of a DCR is illustrated in Fig. 1. Its RF front-end consists of three main blocks, namely a filter to eliminate the undesired frequency content of the signal and to select the channel of interest, a low-noise

E. Mahmoudi · C. A. T. Salama (✉)  
 Edward S. Rogers Sr. Department of Electrical & Computer Engineering, University of Toronto, 10 King's College Road, Toronto, ON, M5S 3G4, Canada  
 e-mail: salama@vrg.utoronto.ca

<sup>1</sup>As implemented in IEEE 802.11a standard for wireless local area networks (WLAN) [6].

Fig. 1 Direct conversion receiver architecture



amplifier (LNA), and a quadrature downconverter to demodulate the incoming angle-modulated data. The RF signal captured by the antenna reaches the mixers after one step of amplification by the LNA. This imposes demanding requirements on the dynamic range of the mixers [7].

Quadrature signal generation from the differential local oscillator signal is an essential part of a quadrature downconverter providing the In-phase (*I*) and Quadrature (*Q*) signals. If the amplitude of the *I* and *Q* signals are not equal and/or their phase difference deviates from 90°, the error rate in detecting the baseband signal increases [4].

If the receiver is to be implemented on a single chip, the integration of the RF, analog and digital signal processing sections must all be implemented in CMOS [9]. For a tentative frequency band centered around 8 GHz [1], 0.18  $\mu$ m CMOS technology is an appropriate choice for the implementation of the receiver and associated quadrature downconverter.



### 3. Mixer

#### 3.1. Background

The current commutating mixer (CCM), illustrated in Fig. 2 in a block diagram form, is the most commonly used CMOS active mixer. In this architecture, the incoming RF signal is first transformed to a current by the transconductor, the signal is then downconverted to the desired IF frequency in the mixing stage. The transresistance stage is finally used to convert the IF current back to voltage.

In a conventional CCM, the mixing stage typically consists of the well known cross coupled differential pairs and the transresistance stage may be implemented using either resistors or transistors. The transconductor is commonly implemented using a simple differential pair, as illustrated in Fig. 3(a). The differential pair has a nonlinear voltage to current transfer characteristics resulting in a non-constant transconductance ( $G_m$ ) as shown in Figs. 3(b) and (c) re-

Fig. 2 CCM block diagram




Linear transconductor (ideal)  
Nonlinear transconductor

Fig. 3 Conventional transconductor used in CCM. (a) Circuit diagram, (b) Transfer characteristics, and (c) Transconductance versus input voltage

## Analog Integr Circ Sig Process

**Fig. 4** The proposed transconductor for the CCM.  
 (a) The bias offset technique for  $M_1$  and  $M_2$  ( $M_3$  and  $M_4$ ) using a floating voltage source. (b) The complete circuit diagram of the new differential transconductor using the bias-offset technique



spectively. This nonlinear behaviour affects the linearity of the CCM [10].

Linearization techniques applied to the CCM architecture so far either add to the complexity of the design and the power consumption [11] or include an unreasonable amount of inductive degeneration which results in a large chip area [12]. Kim et al. [13] proposed a technique to improve the linearity of RF transconductors based on harmonic-tuned multiple gate transistors which provides good linearity in terms of IIP3 (the IIP2 of the design was not reported) but has a low power conversion gain and a relatively high noise figure.

A CMOS transconductor featuring a bias-offset technique introduced by Wang and Guggenbuhl [14] demonstrated good linearity while maintaining design simplicity. The original form of the bias-offset technique applied to the conventional CMOS transconductor is not suitable for high frequency, low voltage applications.

In this work, a new version of the bias-offset technique is used in the transconductor design to relax the trade-off between the power conversion gain and linearity while preserving the gain of the circuit and operating at low supply voltages.

### 3.2. Mixer circuit design

Figure 4(a) illustrates the transconductor concept used in this work to improve the linearity of the CCM [15, 16]. The offset voltage  $V_{offset}$  provides a controlled bias between the gates of  $M_1$  and  $M_2$  ( $M_3$  and  $M_4$ ). In order to decrease the power consumption of the circuit, current reuse [17, 18] is employed in the design through the *N* and *P*-channel common source transistors  $M_1$  and  $M_2$  ( $M_3$  and  $M_4$ ). This technique allows doubling the transconductance gain for the same power consumption.

In order to gain analytical insight into the linearization technique applied to the transconductance stage of the mixer,

the transconductance of the circuit shown in Fig. 4(a) was derived using the following  $I_D$ - $V_{GS}$  transfer characteristics for the MOS transistors [19]

$$I_D =$$

$$\frac{\mu_0 C_{ox}}{2[1 + \theta(V_{GS} - V_{th}) + \xi \frac{V_{DS,sat}}{L}]} \cdot \frac{W}{L} \cdot (V_{GS} - V_{th})^2 \quad (1)$$

where  $\mu_0$  is the low field bulk mobility of the carriers,  $C_{ox}$  is the gate oxide capacitance per unit area,  $\theta$  is the mobility degradation factor due to the vertical electric field in the gate of the device,  $\xi$  is the mobility degradation factor due to the horizontal electric field in the channel of the MOS transistor,  $V_{DS,sat}$  is the saturation drain-source voltage of the transistor,  $V_{GS}$  is the gate to source voltage of the device,  $V_{th}$  is the threshold voltage of the transistor and  $W$  and  $L$  are the width and the length of the device respectively. This equation preserves the required simplicity for hand calculations while taking into account short channel effects which affect the linearity of the transconductance of the device. The transconductance  $g_m$  of a MOS transistor can be calculated from (1) as follows

$$g_m = \frac{\partial I_D}{\partial V_{GS}} \approx \mu_0 C_{ox} \cdot \frac{W}{L} \cdot \frac{V_{GS} - V_{th}}{1 + 2(\theta + \frac{\xi}{L}) \cdot (V_{GS} - V_{th})} \quad (2)$$

The transconductance  $G_m$  of the half circuit consisting of  $M_1$ ,  $M_2$  and the floating voltage source  $V_{offset}$  in Fig. 4(a) is given by

$$G_m = \frac{\partial I_{o1}}{\partial V_{inp}} = \frac{\partial (I_{D1} - I_{D2})}{\partial V_{inp}} = \frac{\partial I_{D1}}{\partial V_{inp}} - \frac{\partial I_{D2}}{\partial V_{inp}} \quad (3)$$

It is observed that  $V_{SG1} = V_{DD} - V_{th}$  and  $V_{SG2} = V_{th} + V_{offset}$ , therefore for a fixed  $V_{DD}$  and  $V_{offset}$

$$\partial V_{inp} = -\partial V_{SG1} = \partial V_{SG2} \quad (4)$$

From Eqs. (3) and (4),  $G_m$  can be expressed in terms of the transconductances  $g_{m1}$  and  $g_{m2}$  of transistors  $M_1$  and  $M_2$  as

$$G_m = -(g_{m1} + g_{m2}) \quad (5)$$

From Eqs. (2) and (5),  $G_m$  can be obtained in terms of  $V_{offset}$ ,  $V_{inp}$  and the aspect ratio of transistors  $M_1$  and  $M_2$  as

$$G_m = -C_{ox}\mu_{ox} \left( \frac{W}{L} \right)_2 \frac{V_{inp} + V_{offset} - V_{th}}{1 + 2\left(\theta_p + \frac{k}{L}\right)(V_{inp} + V_{offset} - V_{th})} - C_{ox}\mu_{ox} \left( \frac{W}{L} \right)_1 \frac{V_{dd} - V_{lao} - |V_{ikp}|}{1 + 2\left(\theta_p + \frac{k}{L}\right)(V_{dd} - V_{lao} - |V_{ikp}|)} \quad (6)$$

To achieve a maximally flat (maximally constant)  $G_m$  as a function of  $V_{inp}$  at peak  $G_m$ , the second and third order derivatives of  $G_m$  with respect to  $V_{inp}$  are set to zero at peak  $G_m$  by choosing a proper value for  $V_{offset}$  and  $(W/L)_2/(W/L)_1$ . As shown in Fig. 4(b), the voltage  $V_{offset}$  is realized by transistors  $M_5$  and  $M_6$  ( $M_7$  and  $M_8$ ). It is given as a function of the aspect ratios of  $M_5$  and  $M_6$  ( $M_7$  and  $M_8$ ) by the following equation

$$V_{offset} = \frac{\alpha}{\alpha + 1} |V_{ikp}| + \sqrt{\left( \frac{\alpha}{\alpha + 1} |V_{ikp}|^2 - \frac{\alpha |V_{ikp}|^2 - V_{dd}^2}{\alpha + 1} \right)} \quad (7)$$

where

$$\alpha = \frac{\left( \frac{W}{L} \right)_6}{\left( \frac{W}{L} \right)_5} \quad (8)$$

The low-voltage capability of the transconductor shown in Fig. 4(b) is achieved by offsetting the gate bias voltage of  $M_1$  and  $M_2$  ( $M_3$  and  $M_4$ ) to provide simultaneously high gate to source voltage for both  $M_1$  and  $M_2$  ( $M_3$  and  $M_4$ ) at a supply voltage of 1 V. The design ensures simultaneous operation of  $M_1$ ,  $M_2$ ,  $M_3$  and  $M_4$  in the active region over a relatively large range of the input signal levels. This feature along with the fully symmetric characteristics of the design are key to the good linearity behaviour of the design in terms of second-order nonlinearities. Capacitor  $C_1$  in Fig. 4(b) provides a feedforward path for the RF signal and improves the high frequency performance of the floating voltage source. By introducing  $C_1$ , the RF signal appearing at the gates of  $M_1$




Fig. 5 Transconductance  $G_m$  of the transconductor, for three different values of the offset voltage. The flat transconductance ( $V_{offset} = 750$  mV) was obtained for  $(W/L)_1 = 32 \mu\text{m}/0.18 \mu\text{m}$ ,  $(W/L)_2 = 20 \mu\text{m}/0.18 \mu\text{m}$ ,  $(W/L)_5 = 30 \mu\text{m}/0.25 \mu\text{m}$ ,  $(W/L)_6 = 16 \mu\text{m}/0.18 \mu\text{m}$

and  $M_2$  ( $M_3$  and  $M_4$ ) will be identical, as required for the proper operation of the circuit.

Figure 5 illustrates the simulated transconductance  $G_m$  of the half circuit shown in Fig. 4(b) and consisting of  $M_1$ ,  $M_2$ ,  $M_5$  and  $M_6$  ( $M_7$  and  $M_8$ ) for three different values of  $V_{offset}$  and for  $(W/L)_1 = 32 \mu\text{m}/0.18 \mu\text{m}$  and  $(W/L)_2 = 20 \mu\text{m}/0.18 \mu\text{m}$ . As observed, a value of  $V_{offset} = 750$  mV results in a constant transconductance over a wide range of the input differential voltage, which in turn translates into good linearity performance of the mixer.

The final schematic of the mixer under consideration is illustrated in Fig. 6 and the values of all the components are given in the figure. As illustrated, the RF transconductor is ac-coupled to a mixing stage made of cross-coupled differential pairs which is terminated in a lowpass load to eliminate any undesirable high frequency content in the output signal. Active loads are avoided at the output of the mixer to minimize flicker noise and improve the NF at baseband frequencies. The cross coupled mixing stage is biased through LC resonators (set at 8 GHz) instead of the conventional current sources to enable low-voltage operation [20] and optimize the performance of the mixing stage at 8 GHz.

Table 1 summarizes the post layout simulated performance of the mixer. The present design offers considerable advantages over the conventional CCM [12] in terms of gain and linearity and in addition operates at 1 V supply which is not possible in the conventional case. Specifically, it relaxes the tradeoff between power conversion gain and linearity of CCMs which allows for simultaneously improving the gain and linearity of the mixer.

## Analog Integr Circ Sig Process




Fig. 6 Schematic of the Proposed Mixer. ( $M_1, M_3: 32/0.18$ ;  $M_2, M_4: 20/0.18$ ;  $M_5, M_7: 30/0.25$ ;  $M_6, M_8: 16/0.18$ ;  $M_9, M_{10}, M_{11}, M_{12}: 8/0.18$ ; all dimensions are in microns.  $L = 0.5 \text{ nH}$ ;  $C_1 = 1\text{pF}$ ,  $C_2 = 8\text{pF}$ ,  $C_3 = 0.8 \text{ pF}$ ,  $C_4 = 2\text{pF}$ ,  $R = 500 \Omega$ ). The DC level of the RF input is 0 V and the DC value of the LO input is 0.55 V

Table 2 shows the effect of process variations on the performance of the proposed mixer architecture; note that the power worst case and speed worst case listed in the table, include a power supply variation of +10% and -10% respectively to fully account for the worst case condition. The table illustrates the relative robustness of the design for process and supply voltage variation.

#### 4. Quadrature generator

Quadrature generators reported in the literature so far fall within one of the following categories: RC-CR filters [21], polyphase filters [22], subtraction and addition [23], frequency division [24], cellular oscillator networks [25], ring oscillators [3] and quadrature LC-oscillators [26]. Most of these approaches either have a large form factor due to the use of resistors and capacitors consuming a relatively high

chip area, or result in an increase in power consumption due to the requirement for RF buffers between the quadrature generator and the mixers, or due to the use of a VCO operating at twice the frequency of interest. A quadrature generator integrating the quadrature generation scheme into the LO-buffer was introduced by Steyaert and Roovers [27]. The design has a small form factor but has tendency toward causing instability due to the negative resistance present at its inputs and caused by the capacitive degeneration used to provide the 90° phase shift. In the following subsections, the design and analysis of a new quadrature generator that integrates the quadrature generation scheme into the LO-buffer using active inductors, is presented.

#### 4.1. Architecture

The block diagram of the proposed design is illustrated in Fig. 7 [28]. It consists of a LO-buffer, a differential active

Table 1 Post Layout simulation results

Post layout simulation	
Technology	0.18 $\mu\text{m}$ CMOS, with zero-Vth nmos transistors
Supply Voltage	1 V
Frequency	8 GHz
Noise figure	11 dB
IIP3	+2 dBm
IIP2	+52 dBm
P-1dB	-10 dBm
Power conversion gain	+12 dB
Power consumption	6.2 mW

Table 2 Effect of process and supply voltage variations on the performance of the mixer

	Typical process parameters	Speed worst case parameters	Power worst case parameters
Gain	12 dB	10 dB	7 dB
IIP3	+2 dBm	+2.5 dBm	+4 dBm
IIP2	+52 dBm	+54 dBm	+58 dBm
P-1dB	-10 dBm	-9.5 dBm	-7.5 dBm
Power consumption	6.2 mW	6 mW	6.9 mW




Fig. 7 Block diagram of the quadrature generator under consideration

inductor and two common-mode stabilizers. In this architecture, there is no need for isolating the quadrature generator from the mixers by using additional buffers, since the capacitive loading of the mixers on the quadrature generator can be used in the active inductor design. The LO-buffer consists of common source n-channel transistors loaded by p-channel transistors. The differential active inductor is illustrated in Fig. 8 and is based on the conventional  $G_m$ -C structure [29].

In Fig. 8,  $g_{m1}$  and  $g_{m2}$  are the transconductances of  $M_7$  ( $M_8$ ) and  $M_5$  ( $M_6$ ) respectively.

The common-mode stabilizer, shown in Fig. 9, consists of two cross coupled transistors ( $M_{21}, M_{22}$ ) and transistor  $M_{23}$  which is a zero-threshold MOS transistor and is designed to operate in the triode mode. The circuit is added to the design to stabilize the common-mode behaviour of the differential active inductor by moving its common-mode



Fig. 8 Differential active inductor implementation based on the  $G_m$ -C architecture

Fig. 9 Common-mode stabilizer circuit



## Analog Integr Circ Sig Process

right-half-plane pole to the left-half-plane [30]. In the differential mode of operation, the common-mode stabilizer appears as an impedance  $Z_o$  with a real part given by

$$Re\{Z_o\} = -\frac{g_{ms}}{\omega^2 C^2 + g_{ms}^2} \parallel r_{os} \quad (9)$$

where,  $g_{ms}$  is the transconductance of  $M_{21}$  or  $M_{22}$ ,  $C$  is the total parasitic capacitance at the outputs of the common-mode stabilizer and  $r_{os}$  is the output resistance of  $M_{23}$  in the triode region which can be controlled by  $V_C$ .

## 4.2 Design and analysis

The complete circuit of the quadrature generator is shown in Fig. 10. Transistors  $M_1$ ,  $M_2$ ,  $M_{13}$  and  $M_{14}$  form the LO-buffer and  $M_3$ ,  $M_4$ ,  $M_{19}$  and  $M_{20}$  are dummy transistors identical

to  $M_1$ ,  $M_2$ ,  $M_{13}$  and  $M_{14}$  and are added to the circuit to preserve the symmetry of the design. The capacitors  $C_{aux}$ , implemented by the gate to source and gate to drain capacitances of the  $n$ -channel transistors  $M_9$ ,  $M_{10}$ ,  $M_{11}$  and  $M_{12}$ , are included in the design to relax the coupling between the amplitude and phase tuning of the quadrature generator by cancelling out the gate to drain capacitance of transistors  $M_1$ ,  $M_2$  ( $M_3$ ,  $M_4$ ). This is done by setting the aspect ratio ( $W/L$ ) of  $M_9$  to  $M_{12}$  to be half of that of  $M_1$  to  $M_4$  such that the sum of the gate to drain and the gate to source capacitances of  $M_9$  to  $M_{12}$  equals the gate to drain capacitance of  $M_1$  to  $M_4$ . To obtain an analytical insight into the quadrature signal generation of the circuit, the outputs of the circuit of Fig. 10 were derived in terms of the differential local oscillator voltage ( $V_{LO}$ ). This was done by replacing transistors  $M_1$ ,  $M_2$  and  $M_3$  to  $M_6$  by the small signal model illustrated in Fig. 11 and replacing transistors  $M_3$ ,  $M_4$  and  $M_{13}$  to  $M_{20}$  by parallel RC circuits, representing the output resistance and the sum of the




Fig. 10 Circuit of the quadrature generator. ( $M_1$  to  $M_3$ : 10/0.18;  $M_2$ ,  $M_{22}$ ,  $M_{25}$  and  $M_{26}$ : 9/0.18;  $M_{13}$ ,  $M_{14}$ ,  $M_{19}$  and  $M_{20}$ : 12/0.18;  $M_9$  to  $M_{12}$ : 5/0.18;  $M_5$  to  $M_{18}$ : 12/0.18;  $M_{21}$  and  $M_{22}$  are zero threshold voltage devices; 6/0.5; all dimensions are in  $\mu m$ .  $V_{dd} = 1$  V,  $V_B = 750$  mV,  $V_{BI} = 150$  mV,  $V_{B2} = 0$ ,  $V_C = 850$  mV)




Fig. 11 Small signal model used to analyze the quadrature generator

drain to bulk and drain to gate capacitances of each transistor. In the differential mode of operation, the common-mode stabilizers were replaced by a negative resistance which was designed to cancel out the equivalent conductance at nodes A, B, C and D in Fig. 10, which is necessary for the quadrature phase generation at the outputs. The output capacitance of the common-mode stabilizer is merged in the equivalent capacitances at nodes A, B, C and D. The resulting equations specifying voltages  $V_1$  to  $V_4$  are listed below:

$$V_1 = H(s)[g_{mb} + s(C_{aux} - C_{gdb})] \times [g_{oeq} + s(2C_{gdi} + C_{edb} + C_{eq} + C_{aux})] V_{LO} \quad (10)$$

$$V_2 = H(s)[g_{mb} + s(C_{aux} - C_{gdb})] g_{m1} V_{LO} \quad (11)$$

$$V_3 = -H(s)[g_{mb} + s(C_{aux} - C_{gdb})] g_{m1} V_{LO} \quad (12)$$

$$V_4 = -H(s)[g_{mb} + s(C_{aux} - C_{gdb})] \times [g_{oeq} + s(2C_{gdi} + C_{edb} + C_{eq} + C_{aux})] V_{LO} \quad (13)$$

$$H(s) = \frac{(g_{mi} - 2sC_{gdi})^2 - [g_{oeq} + s(2C_{gdi} + C_{edb} + C_{eq} + C_{aux})]^2}{[(g_{oeq} + s(2C_{gdi} + C_{edb} + C_{eq} + C_{aux}))^2 + 2C_{gdi}(g_{m1} - sC_{gdi})]^2[s^2C_{gdi}^2 + (g_{mi} - sC_{gdi})^2]^2} \quad (14)$$

where  $C_{gdb}$  is the gate to drain capacitance of the  $n$ -channel transistors in the LO-buffer,  $C_{gdi}$  represents the gate to drain capacitor of the  $n$ -channel transistors forming the active inductor,  $C_{eq}$  is the equivalent capacitance at nodes A, B, C and D;  $g_{mb}$  is the transconductance of the  $n$ -channel transistors in the LO-buffer,  $g_{mi}$  is the transconductance of the  $n$ -channel transistors in the active inductor and  $g_{oeq}$  is the equivalent conductance at nodes A, B, C and D.

As is observed from Eqs. (10) to (13), by eliminating the equivalent conductance at nodes A, B, C and D in Fig. 10 (i.e.  $g_{oeq} = 0$ ), using the negative output conductance of the common-mode stabilizer circuit, controlled by  $V_C$ , the voltages  $V_1$  and  $V_4$  will have  $90^\circ$  phase shift relative to  $V_2$  and  $V_3$ , respectively. The  $90^\circ$  phase shift is represented by the term  $s(2C_{gdi} + C_{edb} + C_{eq} + C_{aux})$  in the analytical expressions for  $V_1$  and  $V_4$ .  $V_C$  can also be used to apply an optional automatic phase tuning signal [31] to this circuit to compensate for process and temperature variations of the output phase. From

(10) to (13) it is clear that once the quadrature phase matching is achieved ( $g_{oeq} = 0$ ), the amplitudes of  $V_1$  to  $V_4$  can be made equal at a desired frequency, provided that

$$g_{mi} = \omega(2C_{gdi} + C_{edb} + C_{eq} + C_{aux})$$

where  $\omega$  is the desired angular frequency. The value of  $g_{mi}$  is adjusted by setting the DC currents of  $M_3$  to  $M_8$  using the  $p$ -channel transistor  $M_{15}$  to  $M_{18}$  in Fig. 10 to satisfy Eq. (15).

By choosing  $C_{aux} = C_{gdb}$ , the multiplicand [ $g_{mb} + s(C_{aux} - C_{gdb})$ ] in Eqs. (10) to (13), reduces to  $g_{mb}$ , and therefore the magnitudes of  $V_1$ ,  $V_2$ ,  $V_3$  and  $V_4$  can be adjusted independently of their phases by varying  $g_{mb}$ . The transconductance  $g_{mb}$  is controlled by the bias current flowing through  $M_1$  and  $M_2$  using the  $p$ -channel transistors  $M_{13}$  and  $M_{14}$  and  $V_{B1}$ . An optional automatic amplitude control signal  $V_{B1}$  can be applied to the gates of  $M_{13}$  and  $M_{14}$  to compensate for process and temperature variations of the output amplitudes.


Figure 12 illustrates the post layout simulated magnitude and phase behaviour of the four outputs of the quadrature generator of Fig. 10, along with the time domain behaviour of the circuit. The circuit is designed such that it has a simulated gain of 0 dB to prevent the attenuation of the local oscillator signal. As observed, the simulation results confirm the equations characterizing the outputs. The circuit exhibits a phase difference of  $90^\circ$  between the outputs and equal amplitude for the four quadrature outputs at 8 GHz, as shown in Fig. 12(b).

## 5. Experimental results

The microphotograph of the fabricated quadrature down-converter implemented in a  $0.18 \mu\text{m}$  CMOS technology is shown in Fig. 13. The chip area is  $0.44 \times 0.3 \text{ mm}^2$  including two mixers each occupying an area of  $0.28 \times 0.2 \text{ mm}^2$  and a quadrature generator with a silicon area of  $0.15 \times 0.09 \text{ mm}^2$ . The mixers and the quadrature generator are highlighted on the micrograph. Two on-chip output buffers are integrated with the quadrature downconverter. The buffers match the output of the mixer to  $50 \Omega$  at baseband frequencies to allow for proper interfacing with the measurement setup. This is done by setting the transconductance ( $g_m$ ) of the source follower stage equal to  $20 \text{ mA/V}$  ( $1/(50 \Omega)$ ). The RF and LO inputs of the mixer were externally matched to  $50 \Omega$  in the process of measurement using manual microwave tuners.

## Analog Integr Circ Sig Process

**Fig. 12** Post-layout simulation characteristics of the quadrature generator. (a) The magnitude and phase of the transfer function of the four outputs. (b) The time domain quadrature outputs



**Fig. 13** Micrograph of the fabricated quadrature down-converter




Figure 14 illustrates the two-tone test results at 8001 and 8003 MHz. The intercept of the linear extrapolation of the first and third order terms indicates a measured IIP3 of +3.5 dBm. The IIP2 of the mixer was found to be better than +48 dBm. Due to the relatively high noise floor of the measurement setup, particularly the spectrum analyzer, and the fact that the magnitude of the second order nonlinearity was small and comparable to the noise floor for most values of the input signal power below the 1 dB compression point of the mixer, it was only possible to observe that the IIP2

of the mixer is better than +48 dBm. The corresponding simulated results for IIP3 and IIP2 were +2 dBm +52 dBm respectively.

Figure 15 shows a plot of the power transfer characteristics of the mixer. From the plot, it is apparent that the mixer exhibits a 1-dB compression point of -5.5 dBm and a power conversion gain of +6.5 dB. By comparison, the simulated power conversion gain and the 1-dB compression point are +12 and -10 dBm respectively. The lower values of the measured power conversion gain (PCG) is partly due to the




Fig. 14 Two-tone test revealing a measured IIP3 of +3.5 dBm and a simulated IIP3 of +2.5 dBm




Fig. 15 Power transfer characteristics of the mixer illustrating a measured 1-dB compression point of -5.5 dBm and a power conversion gain (PCG) of +6.5 dB versus a simulated P-1 dB of -9.5 dBm and a PCG of +10 dB

de-tuning of the LC resonator, and the parasitic resistances at the RF signal path which are not extracted by the design kit used in this work.

The mixer exhibits a RF to LO isolation of 60 dB at 8 GHz. This is achieved by maximizing the separation of the RF and the LO sections of the mixer to minimize the substrate assisted coupling between the two ports and by placing the transistors of the mixing stage individually in deep  $N$ -wells isolated from the substrate. The mixer exhibits a relatively low noise figure of 11 dB at baseband frequencies.

Figure 16 shows the measured and simulated quadrature phase and amplitude matching of the outputs of the circuit for a peak-to-peak differential local oscillator input of 300 mV (measured output of 250 mV peak-to-peak at the

output of the quadrature generator which results in a gain of roughly -2 dB) over a bandwidth of 100 MHz which is the tentative targeted bandwidth for the future generation of mobile phones. The circuit demonstrates a measured quadrature phase and amplitude matching of better than  $1.5^\circ$  and 1 dB over the bandwidth of interest. The fine tuning of the quadrature generator performance requires applying a variation of less than 150 mV in  $V_C$  ( $4^\circ$  of variance in the output quadrature phase) and less than 80 mV in  $V_B$  (1 dB of variance in amplitude) to achieve the values reported in Fig. 16. These control voltage variations can be generated by automatic amplitude and phase tuning circuitry previously reported in the literature [31]. The simulation results for the effect of process and supply voltage variations (10%) on the performance of the design reveal a phase and amplitude variations of  $6^\circ$  and 1 dB respectively which can be easily tuned using the amplitude and phase control voltages.

Figure 17 illustrates the measured time domain representation of the outputs of the quadrature generator. The experimental gain of the quadrature generator at 8 GHz is almost 2 dB lower than the simulated value. The slight discrepancy between the experimental and simulation is partly attributed to the uncertainty in measurements due to the built-in jitter of the equipment.

The measured characteristics of the quadrature downconverter are listed in Table 3. Post-layout simulation results are also listed in the table for the sake of comparison. *This is the first reported CMOS quadrature downconverter oper-*

Table 3 Experimental characteristics and post-layout simulation results of the mixer and the quadrature generator

Circuit	Parameter	Experimental	Post-layout simulation
Mixer	Supply Voltage	1 V	1 V
	RF & LO frequency	8 GHz	8 GHz
	Conversion Gain	+6.5 dB	+12 dB
	IIP2	>+48 dB	+52 dBm
	IIP3	+3.5 dB	+2 dBm
	P-1dB	-5.5 dBm	-10 dBm
	LO-RF Isolation	60 dB	***
	Noise figure (white)	11 dB	11 dB
	Power consumption	6.9 mW	6.2 mW
	Core chip area	$0.28 \times 0.2 \text{ mm}^2$	-
Quadrature generator	Supply voltage	1 V	1 V
	I/Q gain mismatch*	<1 dB	<0.3 dB
	I/Q phase mismatch**	<1.5°	<1°
	Power consumption***	12 mW	12 mW
Core chip area			
$0.15 \times 0.09 \text{ mm}^2$			


\*Over a bandwidth of 100 MHz.

\*\*Including the LO-buffer.

\*\*\*Since part of the LO-RF isolation degradation is substrate-assisted, only the measured result is relevant, since in the design kit under consideration, substrate models were not available.

## Analog Integr Circ Sig Process

Fig. 16 Comparison between measurement and simulation results. (a) Quadrature phase, (b) Magnitude of the transfer function of the outputs



ing in the 8 GHz band. The design features relatively high power conversion gain and linearity at 1 V supply voltage due to the new bias-offset technique applied to the mixer transconductor stage.

## 6. Conclusion

The design and implementation of the first reported 8 GHz CMOS quadrature downconverter operating from a 1 V power supply and suited for direct conversion receivers was presented in this paper. It is implemented in the CMOS 0.18  $\mu$ m technology. The quadrature downconverter occupies a silicon area of  $0.44 \times 0.26$  mm<sup>2</sup> and consumes 25.8 mW. The mixers employ a new version of the bias-offset technique to achieve low operating supply voltage and good linearity at a reasonable power conversion gain. The mixers require a LO power of -3 dBm, and feature an IIP3 of +3.5 dBm, a power conversion gain of +6.5 dB, a P-1 dB of -5.5 dBm and good isolation of 60 dB between the RF and the LO ports. The quadrature generator uses active inductors in the LO-buffer for quadrature generation. The circuit relaxes the coupling between the amplitude and quadrature phase tuning which makes it easier to apply automatic tuning circuitry to the design to compensate for process and supply voltage variations. It eliminates the need for buffering stages to isolate the quadrature generator from the mixers which in turn results in a considerable reduction in power consumption. It features a quadrature amplitude and phase matching of bet-




Fig. 17 The time domain measured output of the quadrature generator

ter than 1.5° and 1 dB respectively over a bandwidth of 100 MHz.

**Acknowledgments** The authors acknowledge the financial support of NSERC, Micronet, Gennum, Nortel Networks and PMC-Sierra.

## References

- M. Lefevre and P. Oknai, "Making the leap to 4G wireless." *EE Times Network, Communication System Design*, July 2001.
- Y. Mochida, T. Inakmo, H. Gambe, "Future directions and technology requirements of wireless communications." *IEEE International Electron Devices Meeting (IEDM)*, Technical Digest, pp. I.3.1-I.3.8, 2001.
- M. Steyaert, "Single Chip CMOS RF transceivers: Wishful thinking or reality." *IEEE Seminar on Low Power Integrated Circuit Design, Proceedings*, pp. 1/1-1/6, 2001.
- B. Razavi, "Design considerations for direct-conversion receivers." *IEEE Transactions on Circuit and Systems - II: Analog and Digital Signal Processing*, vol. 44, pp. 428-435, 1997.
- S. Mattisson, "Architecture and technology for multi-standard transceivers." *Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting*, pp. 82-85, 2001.
- IEEE Std 802.11a, Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications: High-speed physical layer in the 5 GHz band, IEEE, 1999.
- R.C. Sagers, "Intercept point and undesired responses." *IEEE Transactions on Vehicular Technology*, vol. 32, pp. 121-133, 1983.
- L.E. Larson, "The impact of emerging '4G' systems on the performance and complexity requirements of RF ICs." *IEEE Radio Frequency Integrated Circuits Symposium, RFIC*, pp. 15-18, 2003.
- A.A. Abidi, "RF CMOS comes of age." *IEEE Symposium on VLSI Circuits, Digest of Technical Papers*, pp. 113-116, 2003.
- E. Terzovitis and R.G. Meyer, "Intermodulation distortion in current commutating CMOS mixers." *IEEE Journal of Solid-State Circuits*, vol. 35, pp. 1461-1473, Oct. 2000.
- Y. Kim, Y. Kim, and S. Lee, "Linearized mixer using predistortion technique." *IEEE Microwave and Wireless Components Letters*, vol. 12, pp. 204-206, 2002.
- Q. Li, J. Zhang, W. Li, and J.S. Yuen, "CMOS RF mixer non-linearity design." *IEEE 45th Midwest symposium on Circuits and Systems, Proceedings*, pp. 808-811, 2001.
- T.W. Kim, B. Kim, and K. Lee, "Highly linear RF CMOS amplifier and mixer adopting MOSFET transconductance linearization by multiple gated transistors." *IEEE Radio Frequency Integrated Circuits Symposium, RFIC*, pp. 107-110, 2003.
- Z. Wang and W. Gaggeebaili, "A voltage-controllable linear MOS transistor using bias offset technique." *IEEE Journal of Solid-State Circuits*, vol. 25, pp. 315-317, 1990.
- F. Mahmoudi and C.A.T. Salama, US Patent, Applied for, 2003.
- F. Mahmoudi and C.A.T. Salama, "8 GHz, 1V, high linearity, low power CMOS active mixer." *IEEE Radio Frequency Integrated Circuits Symposium, RFIC*, pp. 401-404, 2004.
- T. Tsukahara, M. Harada, M. Ugaia, I. Kodama, and A. Yamagishi, "Design methodology of low-power CMOS RF-ICs." *Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC*, pp. 394-399, 2003.
- A.N. Karanicolas, "A 2.7V 900 MHz CMOS LNA and mixer." *IEEE Journal of Solid-State Circuits*, vol. 31, pp. 1939-1944, 1996.
- P. Antognetti and G. Massobrio, *Semiconductor Device Modeling with SPICE*, McGraw-Hill, 1992.
- T. Manku, "Low voltage topology for radio frequency circuit design." US-Patent #6,232,848, 2001.
- F. Maloberti and M. Signorelli, "Quadrature waveform generator with enhanced performances." *IEEE Symposium on VLSI Circuits, Digest of Technical Papers*, pp. 222-226, 1998.
- M.J. Gingell, "Polyphase symmetrical network." US-Patent 3,559,042, 1971.
- I.A. Koullias, J.H. Hayes, LG. Post, and P.E. Bronner, "A 900 MHz transceiver chip set for dual-mode cellular radio mobile terminals." *IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers*, 278, pp. 140-141, 1993.
- B. Razavi, "Challenge in the design of frequency synthesizers for wireless applications." *IEEE Custom Integrated Circuit Conference, Proceedings*, pp. 395-402, 1997.
- S. Hwang, G. Moon, and S. Song, "A GHz I-Q quadrature signal generator using cellular oscillator network." *IEEE Asia Pacific Conference on Application Specific Integrated Circuits (ASIC)*, pp. 91-94, 1999.
- J. Cabanillas, L. Dnssop, J.M. Lopez-Villegas, and G.M. Rebeiz, "A 900 MHz low phase noise CMOS quadrature oscillator." *IEEE Radio Frequency Integrated Circuits (RFIC) Symposium*, pp. 63-66, 2002.
- M. Steyaert and R. Roovers, "A 1-GHz single-chip quadrature modulator." *IEEE Journal of Solid-State Circuits*, vol. 27, pp. 1194-1197, 1992.
- F. Mahmoudi and C. AT. Salama, "8 GHz tunable CMOS quadrature generator using differential active inductors." submitted and accepted for publication, International Symposium on Circuits and Systems, ISCAS, 2005.
- R. Akbar-Dilmaghani, A. Payne, and C. Toumazou, "A high Q RF CMOS differential active inductor." *Proceedings of ICECS*, pp. 157-160, 1998.
- J. Schechtman, A.C.M. De Queiroz, and L.P. Caloba, "A high performance balanced MOS transconductor." *Proceedings IEEE 36th Midwest Symposium on Circuits and Systems*, pp. 1378-1381, 1993.
- S.H. Wang, J. Gil, L. Kwon, and H.K. Ahn, "A 5-GHz band V/Q clock generator using a self-calibration technique." *European Solid-State Circuits Conference*, pp. 807-810, 2002.

Farsheed Mahmoudi was born in Tehran, Iran. He received his B.Sc. and M.Sc. degrees in Electronics from the University of Tehran, Tehran, Iran in 1997 and 2000 respectively. He is currently working toward the Ph.D. degree at the University of Toronto, Toronto, Canada. His research interests include the design and analysis of RF circuits and systems for wireless applications.



C. Andre T. Salama received the B.A.Sc. (Hons.) M.A.Sc. and Ph. D. degrees, all in Electrical Engineering, from the University of British Columbia in 1961, 1962 and 1966 respectively.

From 1962 to 1963 he served as a Research Assistant at the University of California, Berkeley. From 1966 to 1967 he was employed at Bell Northern Research, Ottawa, as a Member of Scientific Staff working in the area of integrated circuit design. Since 1967 he has been on the staff of the Department of Electrical and Computer Engineering, University of Toronto where he held the J.M. Han Chair in Microelectronics from 1987 to 1997. In 1997, he was appointed to his present position



Analog Integr Circ Sig Process

of University Professor for scholarly achievements and preeminence in the field of microelectronics. In 1989-90, he was awarded the ITAC/NSERC Research Fellowship in information technology. In 1994, he was awarded the Canada Council L.W. Killam Memorial Prize in Engineering for outstanding career contributions to the field of microelectronics. In 2000, he received the IEEE Millennium Medal. In 2003, he received the Outstanding Lifetime Achievement Award from the Canadian Semiconductor Technology Conference for seminal and outstanding contributions to semiconductor device research and promotion of Canadian University research in microelectronics. In 2004, he received the NSERC Lifetime Achievement Award of Research Excellence for outstanding and sustained contributions to the field of microelectronics and the Networks of Centres of Excellence (NCE) Recognition Award for research excellence and outstanding leadership. He was associate editor of the IEEE Transactions on Circuits and Systems in 1986-88 and a member of the International Electron Devices Meeting (IEDM) Technical Program Committee in 1980-82, 1987-89 and 1996-98. He was the chair of the Solid State Devices Subcommittee for IEDM in 1998 and was a member of the editorial board of Solid State Electronics from 1984 to 2002. He is presently a

member of the editorial board of the Analog IC and Signal Processing Journal and the Technical Program Committee of the International Symposium on Power Semiconductor Devices and ICs (ISPSD) and the Technical Program Committee of the International Symposium on Low Power Electronics and Design (ISLPED). He chaired the technical program committee of ISPSD in 1996 and was the general chair for the conference in 1999.

Dr. Salama is the Scientific Director of Micronet, a network of centres of excellence focussing on microelectronics research and funded by the Canadian Government and Industry.

He has published extensively in technical journals, is the holder of eleven patents and has served as a consultant to the semiconductor industry in Canada and the U.S. His research interests include the design and fabrication of semiconductor devices and integrated circuits with emphasis on deep submicron devices as well as circuits and systems for high speed, low power signal processing applications.

Dr. Salama is a Fellow of the Institute of Electrical and Electronics Engineers, a Fellow of the Royal Society of Canada, a Fellow of the Canadian Academy of Engineering, a member of the Association of Professional Engineers of Ontario, the Electrochemical Society and the Innovation Management Association of Canada.